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Summary
In the forth-coming version of 20-sim the option code-generation for targets will be
available. After selection of a template, it’s filled in with model specific information. Then
this adapted template can be compiled and linked such that it can be run on the target. Theo
Lammerink designed around the often-used 8051 microcontroller a target with 64-Kb data
and code memory.
The goal of this project was to implement a template for this target such that 20-sim code can
run on it. The implementation of simulation elements within 20-sim of the target functions is
completed successfully. This is shown by several simulation tests. Also the realisation of the
template is accomplished.
Although the correct working of the template could not yet been shown, it is very likely that it
will work. However some strong comments have to be made considering the speed on which
the code will run and the restricted complexity of the controller that can be designed.
Also this project was a practical evaluation of the code-generation option of 20-sim. And
some recommendations to improve it have been made:
· Code generation not only with floats but also with integers.
· Better replacement of simulation code with target c-code concerning target elements (like
ADC, DAC, etc).
· Point out which functions are used so that only the necessary functions are compiled.
Samenvatting
De komende versie van 20-sim bevat de optie code generatie voor targets. Na het selecteren
van een template wordt deze ingevuld met model specifieke informatie. Vervolgens kan deze
compileerd/gelinked worden en op het desbetreffende target gedraaid worden. Theo
Lammerink heeft rondom de veel gebruikte 8051 microcontroller een bordje ontworpen met
64 Kb code en data memory.
Het doel van dit project was nu om een template voor dit target te maken zodat 20-sim code
kan draaien op dit target. De simulatie van het target binnen 20-sim is succesvol gerealiseerd.
Ook het maken van de template voor het target is gelukt.
Hoewel de correcte werking van de template nog niet kon worden aangetoond, is het zeer
aannemelijk dat hij werkt. Echter een paar kanttekeningen moeten worden geplaatst bij de
snelheid waarop de code zal draaien en de beperkte complexiteit van de controller die
ontworpen kan worden.
Tevens is na dit project veel duidelijk geworden over code-generatie binnen 20-sim en zijn
een aantal suggesties gedaan voor het verbeteren ervan:
iv
· De mogelijkheid om ook code te genereren die gebruik maakt van integers in plaats van
alleen maar floats.
· Een betere methode voor het vervangen van de simulatie code door code for het target
wat betreft target-elementen (zoals ADC, DAC etc).
· Aangeven van de gebruikte functies in de 20-sim code, zodat alleen de noodzakelijke
functies worden gecompileerd.
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11 Introduction
1.1 Problem definition
20-Sim (a program developed by Control Lab Products) has the option to generate ANSI C-
code of a simulation model. With use of a template this code can be made suitable for a
specific target. So for every target, a new template has to be written. The goal now of this
project is to design a template that is specifically optimised for a target based upon the 8051.
This target is a new version of the target used with the Createch contest, and is designed by
Theo Lammerink.
1.2 Structure of the problem
In figure 1 a sketch is given to explain the context of the template. 20-Sim generates ANSI C-
code of the simulation model, this code is model dependant. The template provides the
specific code for the target that is selected by the user. Now the code generation function of
20-sim combines the model code and the template to form ANSI-C files that can be compiled
and linked. The result can be uploaded to the selected target.
As said before for every target a specific template has to be made. Within the Control
Laboratory the following four targets have been selected for which a template will be made:
· PC104-board with Pharlap used to control a robot (called ARTY).
· Texas DSP-board as the centre of a cruise control system
Figure 1 Sketch of the context of the template
20-sim template
code generation
compiler and linker
upload to target
2· dSpace-board
· 8051 Createch board usable for different applications
As can be seen a very diverse selection of targets has been made. In this project the
implementation of 20-sim code on the 8051-target is examined. This is target probably the
smallest target of the four mentioned. However the 8051 is a very common used
microcontroller (as described in the next paragraph) and one of its main advantages is
therefore is that it is relatively cheap. Therefore it would be a great challenge to bring out the
strong points of this target, and examine the restrictions that this target brings along. With the
ultimate goal to run code generated by 20-sim on this small and flexible target. When the
template has been designed a demonstrator will be build to show the correct working of the
template. Of course this demo has to be chosen in consideration of the capabilities of the
target.
During this project the code-generation will be very often used. A second objective of this
project is therefore an thorough evaluation of the new ‘code generation for targets’-option of
20-sim. The problems and obstacles encountered during the project passed on to the
developers of 20-sim (Control Lab Products). And at the end of the project some
recommendations will be formed.
1.3 Introduction target
The 8051 is an 8 bit microcontroller originally developed by Intel in 1980. The 8051 was one
of the first microcontroller families, and remains one of the most commonly used. Because of
the low costs, the 8051 is one of the most popular microcontrollers. The 8051 is produced by
several different manufactures. In 1993 there were 126 million 8051s (and variants) shipped
(Hersch, 1995).
A typical 8051 contains:
       - CPU with boolean processor
       - 5 or 6 interrupts: 2 are external
                            2 priority levels
       - 2 or 3 16-bit timer/counters
       - programmable full-duplex serial port
         (baud rate provided by one of the timers)
       - 32 I/O lines (four 8-bit ports)
       - RAM
       - ROM/EPROM in some models
One strong point of the 8051 is the way it handles interrupts. The interrupt vectors point to
fixed 8-byte area. Most interrupt routines are very short, and generally can fit into the 8-byte
area what is convenient and efficient. Of course if an interrupt routine is longer, a jump can be
made to the appropriate routine from within the 8-byte interrupt region. The 8051 instruction
3set is optimised for the one-bit operations, which is useful for real-time control applications.
The processor provides direct support for bit manipulation.
The microcontroller used for this project is the AT89S53 produced by Atmel (see [1]). This 8-
bit microcontroller with 12 Kbytes is compatible with the standard 80C51-instruction set and
pin layout. Around this chip, Theo Lammerink has built a target. This target was used for the
Createch design contest 2000.
Because of the low cost but also sophisticated structure, the 8051-microcontroller is used for
this project. The small target designed for Createch is chosen for it’s practicably. However
because of the demanding requirements of this project, Lammerink designed a new target
with more useful features as more memory and I/O.
1.4 Introduction to 20-sim
The new option ‘code generation for targets’ will be available in the new version of 20-sim
(version 3.2). The last version of 20-sim (version 3.1.0.5) contains a precursor of this option.
In this project however 20-sim version 3.1.0.6 ß will be used.
When a 20-sim model is checked and simulated, an option can be selected to generated ANSI-
C code. Now when a controller has been simulated, code for this controller can be generated
and compiled for a specific target. Now the simulated controller can be tested in the real
world and can be used for different processes. However every target has it own requirements
and way’s to be initialise and handled. So for every target a specific template has to be
written. This target contains the generated code by 20-sim but also the calls of drivers for
different functions of the target and the initialisations etc.
1.5 Method of approach
The project is divided in two main parts. First of all an orientation phase in which the exact
procedure of 20-sim and the working of the target is examined. When the structure of the
template and the possibilities of the target are clear, in the second part the simulation model of
the target in 20-sim can be constructed. Then the actual template for the target can be written.
In the orientation phase the limitations of the target have been drawn up. On the basis of this
limitations a demonstration model is constructed. This demonstrator is simulated in 20-sim
and run on the ‘real’ target.
1.6 Structure of this report
The structure of this report is as follows: in the next chapter an explanation of the ‘code
generation’ option is given. Furthermore the template structure and how this relates to
simulation of a target. In chapter 3 the hardware and software for the 8051-target is described.
4These two chapters can be seen as a large introduction to chapter 4 in which both will be
joined to from a model and template of the target in 20-sim. The correct workings of these are
examined in chapter 5 where a description of the demonstrator design and tests are given.
Finally in chapter 6 the conclusions and recommendations are made. These conclusions are
based upon the things encountered during the project and the working of the demonstrator.
52 Code generation with 20-sim
2.1 Introduction
This chapter contains an overview of the functionality already included in 20-sim version
3.1.0.6b. First the code generation is described. This is explained by an overview followed by
a description of the targets.ini file and the use of tokens in the template. In section two, the
actual template is described.
There are two different ways of generating code. The first way is to generate code from the
total 20-sim model the second is to generate only code of a submodel of the 20-sim model.
When the generated code has to run on a target only the second way is of importance because
only the contents of the target sub model (e.g. a controller) has to be uploaded into the target.
This applies also for this project. In the section ‘Template structure’, however both methods
are be described. First the code generation for complete model is explained as a sort of
introduction to the code generation for submodels. This is done because the code generation
for complete models is more orderly and the code generation for submodels can be seen as an
extension of it.
2.2 Code Generation
2.2.1 Overview
As indicated in chapter one 20-sim version 3.1.0.6 ß will contain code generation. Because
the final version 3.2 is not yet released at the moment, during this project 20-sim version
3.1.0.6 ß has been used. This version can be installed as a upgrade over version 3.1.0.5.
Furthermore an extra dll-file has to be put in the windows system directory for the program to
work properly. When the new version is installed the option code-generation is available.
The code generation process consists of three steps:
1. When a model in 20-sim is designed and checked, the user selects the “C-Code
Generator” from the Tools menu in the 20-sim Simulator. Now 20-sim reads the target
initialisation file targest.ini that contains information about the different available targets.
The user can select the preferred target from the code generation dialog.
2. In the second step 20-sim reads the target-specific template files, which is done by
reading targets.ini that contains the appropriate directory and files. Then the template
files are filled with the information on the model.
3. In the last step, the adapted template files are put in the specified destination directory.
Now, 20-sim can start a next program (post processor) for further processing the files. For
example the post processor can start the compiler, linker and start the uploader for
running the code on the specific target.
62.2.2 Target definition file
When a user wants to define a new target, the “targets.ini” file has to be adjusted. In this file
each target has its own section in which the following information of the target-template must
be specified:
· name of the target
· icon to represent the target
· description of the target
· directory that contains the template files
· template files specified by name and extension
· target directory where the adapted template file will be placed
· precommand executed before code generation in the target directory
· postcommand executed after code generation in the target directory
Also the type of model can be selected (submodel or not) and the new line character. The
standard “targets.ini” file with a detailed description of the keywords is included in Appendix
A.
In version 3.1.0.6 ß there are already five possible target-templates available:
1. StandAloneC  Generates general purpose C-code of a complete model.
2. CFunction  Generates general purpose C-code of a submodel.
3. Simulink  Generates C code for a Simulink S-function.
4. CIAB  Generates C code for a Controller In A Box target.
5. 20SimDLL  Generates code for a 20-Sim dynamic DLL-call.
Number one and four are all for generating code for a complete model. The other three
templates only generate code for a submodel. In the sections 2.3.1 and 2.3.2, a description of
the two template types is given by describing the first two general-purpose templates.
2.2.3 Tokens
The adaptation of the template files, to create files containing the model, is done by use of
tokens. The template files contains the global framework of the simulation model. The code
parts that are model specific are represented by tokens. When 20-sim generates the code these
tokens are replaced by model specific information code. The reason for using this structure is
that this code is not yet known and is dependent on the model. A token consists of a % sign
followed by a variable name and is ended with %. When 20-sim detects these tokens they are
automatically replaced by standard ANSI C-code. Therefore the template also has to be
written in ANSI-C. There are several available tokens which are included in Appendix B.
72.3 Template structure
2.3.1 Codegeneration for complete models
When the option Stand-alone ANSI-C is selected in the ANSI-C Code Generator, the
following files are generated:
xxfunc.c Additional functions that may appear in the model and that are not
part of the ANSI-C language.
xxinteg.c Integration methods that are supplied for computation (Euler or
Runge Kutta 4).
xxinverse.c Functions necessary for calculating the inverse of a matrix
xxmodel.c C-code that describes the 20-sim model.
xxmain.c Main program that runs the model.
xxmatrix.c Functions necessary for matrix operations
xxoutput.c Describes how the simulation output should be printed on screen.
xxfunc.h Header file for xxfunc.c.
xxinteg.h Header file for xxinteg.c.
xxmatrix.h Header file for xxmatrix.c
xxmodel.h Header file for xxmodel.c
xxoutput.h Header file for xxoutput.c
xxtypes.h Typedefs that are used for integers and doubles. All the generated
code uses these typedefs to enhance flexibility (different
compilers).
The files xxinverse.c and xxmain.c don’t have a header file.
In xxtypes.h the following types are defined:
typedef double XXDouble;
typedef int XXInteger;
typedef char XXCharacter;
typedef char XXBoolean;
The compiler now fills in the size of double, int, etc. However 20-sim expects the following
sizes:
· XXDouble is 8 bytes (64 bits) with a range of [-1.7E+308, 1.7E+308]
· XXInteger is 4 bytes (32 bits) with a range of [-2147483648, 2147483647]
· XXCharacter is 1 byte (8 bits) with a value of [0, 255]
· XXBoolean is 1 byte (8 bits) with a value of 0 or 1
Therefore if a compiler reduces the number of bytes for a variable, the results on the target
may differ from the ones of the 20-sim simulation.
8The file xxmain.c contains the main loop, which runs with a step-size until the simulation-
time is reached. See figure 2 for an overview of the main structure of the template.
 This diagram represents the xxmain.c file, the blocks are functions that are called in
xxmain.c. The functions are placed in columns. Above each column the c-file in which the
functions are located can be seen. The flowchart describes the following path:
· Initialisation phase:
The initialisation function ‘XXModelInitialize’ creates the array structures and the
pointers needed in the other functions. The second initialisation that has to be done is the
initialisation of the integration method. This function is called with ‘XX %intmeth%
Initialize’ where %intmeth% is a token for the integration method used. For now only
Euler and Runga Kutta 4 are available. If a new integration method is required an extra
function for this method can be added to ‘xxinteg.c’.
· Calculation of the model for the first time:
In the next five functions the model is calculated for the first time. All these functions are
located in the file xxmodel.c.
Figure 2 Flowchart of the template for a complete model
XXCalculateStatic
XXCalculateInitial
XXCalculateInput
XXCalculateDynamic
XXCalculateOutput 
XXCalculateFinal
XXModelTerminate
XX %intmeth% Step
XXCalculateOutput
XXGenerateOutput
XX %intmeth% Initialize
XXModelInitialize
XX %intmeth% Terminate
XXCalculateInput
xxmodel.c xxinteg.c xxoutput.c
Initialisation
Calculation of the model
for the first time
Loop running untill  the
end time is reached
Termination
XXCalculateDynamic
xx_simulation_time <
    xx_finish_time
Function \ Source file
9· Loop:
After this stage a loop is entered which runs until the finish time is reached. In this loop
first the input is calculated ‘XXCalculateInput’ then ‘XX %intmeth% Step’ is called to
calculated the next step. After that the output variables are calculated. Although not
implemented in the original template, after calculation of the output, this output could be
used to generate output to the outside world with use of ‘XXGenerateOutput’. This
output could be used for example for debugging.
· Termination phase:
When the finish time of the simulation is reached, the loop is ended. Now the last
calculation is done ‘XXCalculateFinal’ and the model is terminated with
‘XXModelTerminate’ and ‘XX %intmeth% Terminate.
So xxmain.c is contains the calls to all the other files. The file xxmodel.c holds the
information about the model, simulation data etc. The files xxinteg.c and xxoutput.c don’t
contain any tokens so they aren’t adapted during the code-generation process. So if we look
back at figure 1 we see that xxmodel.c is mainly filled by information generated by 20-sim
and xxinteg.c and xxoutput.c is filled only with information allready included in the template.
During the calculation of the model arrays described in table 1 are used.
Array Pointer to array Description
xx_constants *c This array contains all constants used in the 20-
Sim model
xx_parameters *P This array contains all used parameters
xx_variables *V This array contains all used variables (e.g. p.e,
p.f, output)
xx_states *s This array contains all state variables (e.g. state)
xx_rates *R This array contains all the rate variables (e.g. p.f
by a C element and p.e by a I element)
xx_matrices *M This array contains all the used matrixes
xx_unnamed *U This array contains all unnamed constants
xx_workarray Not used in the current templates
Table 1 Array's used in the total model template
These arrays are created during the initialisation and freed in the termination phase. Elements
of these arrays can be used in the ‘XXGenerateOutput’ function to send output to the user as a
check. For convenience, the original names of the variables, parameters, etc, corresponding
with the arrays above, are saved in the arrays xx_constant_names, xx_parameter_names,
xx_variable_names, xx_state_names, xx_rate_names, xx_matrix_names.
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2.3.2 Codegeneration for submodels
When the option ANSI-C Function is selected in the ANSI-C Code Generator, the following
files are generated:
xxfuncs.c Additional functions that may appear in the model and that are not
part of the ANSI-C language.
xxinteg.c Integration methods that are supplied for computation (Euler or
Runge Kutta 4).
xxinverse.c Functions necessary for calculating the inverse of a matrix
xxmain.c Main program that runs the model..
xxmatrix.c Functions necessary for matrix operations
xxmodel.c Actual C-code that describes your 20-sim submodel.
xxsubmod.c Input / output functions that describe the 20-sim submodel.
xxfuncs.h Header file for xxfunc.c.
xxinteg.h Header file for xxinteg.c.
xxmatrix.h Header file for xxmatrix.h
xxmodel.h Header file for xxmodel.c
xxsubmod.h Header file for xxoutput.c
xxtypes.h Typedefs that are used for integers and doubles. All the generated
code uses these typedefs to enhance flexibility (different
compilers).
Figure 3 Flowchart of the template for a submodel
XXCalculateStatic
XXCalculateInitial
XXCalculateInput
XXCalculateDynamic
XXCalculateOutput 
XXCalculateFinal
XXModelTerminate
XX %intmeth% Step
XXCalculateOutput
XX %intmeth% Initialize
XXModelInitialize
XX %intmeth% Terminate
XXCalculateInput
xxsubmod.c xxmodel.c xxinteg.c xxoutput.c
Initialisation
Calculation of the model
for the first time
Loop running untill  the
finish time is reached
Termination
XXCalculateDynamic
xx_simulation_time <
    xx_finish_time
XXInitializeSubmodel
XXCalculateSubmodel
XXCopyInputsToVariables
XXCopyInputsToVariables
XXCopyInputsToVariables
XXCopyVariablesToOutputs
XXCopyVariablesToOutputs
XXCopyVariablesToOutputs
XXTerminateSubmodel
Function \ Source file
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Most of the template files are the same as for a complete model except for xxsubmodel.c,
xxsubmodel.h and xxmain.c. The flowchart of xxmain.c can be seen in figure 3. This file only
contains the main loop and calls for the functions described in xxsubmod.c. This file, on its
turn, calls the functions in xxmodel.c and xxinteg.c.
The main difference between the template for complete models and the template for
submodels are the functions XXCopyInputsToVariables and XXCopyVariablesToOutput.
Because the submodel is part of a complete model, the submodel contains some input and
output ports to the rest of the model. The two functions mentioned above take care of the
exchange between input/output variables and the input/output vector. However because the
submodel will run on the target, input data will be inserted after the ports (to complete
model). Therefore in this project the input value’s can be set to zero. The real input value’s
will come from the I/O of target (this will be clarified in the next section).
2.4 Relation simulation and code-generation
The physical target contains several connections to the ‘real world’ such as ADC, DAC, etc.
In 20-sim these functions have to be simulated. However, when code is generated for the
target (for uploading into the target) the simulation code has to be replaced by functions calls.
These functions now contain drivers for the ADC, DAC etc. This problem is not yet
satisfactory solved in 20-sim. Fortunately for testing-purposes the problem is temporarily
resolved by use of dlls. In the 20-sim submodel the target elements (ADC, DAC, etc) are
represented by icons, which contain a dll statement like:
Y = dll(filename,functionname,X);
Were X is an input matrix with n by m elements and Y an output matrix with s by t elements.
After code generation this dll command will be replaced by a function call. The generated
code looks like this:
filename_functionname (outputmatrix, number_of_elements,
inputmatrix, number_of_elements, xx_major);
As can be seen from this, the called function’s name consists of the dll name (without
extension) and the used function. This method enables the user to create functions in a dll that
simulate the target-function behavior, which are replaced by driver calls in the actual c-code
for the target (after code generation).
2.5 Preprocessing and postprocessing
After code generation, the user has a directory with a number of source files. Most of the time
this is not the endpoint. The files have to be compiled, linked and then they can be uploaded
to the target. A postprocessor can perform these operations on the adapted template files. The
12
postprocessor can be an executable or a batch-file and must be added to the target
configuration file (see Appendix A). This program will be executed in the destination
directory when 20-sim has completed the code generation process.
Beside the postcommand, there is also a pre command tag in the target configuration file,
which enables the user to call a program before 20-Sim generates code. This preprocessor can
be used if preparations have to be made for code-generation.
13
3 The 8051 target
3.1 Introduction
In this chapter an overview of the target will be given. First a brief description of the 8051
microcontroller is given. More information on this subject can be found in the datasheets
(PhilipsSemiconductors, 1995; PhilipsSemiconductors, 1995; AtmelCorporation, 2000). Then
the organisation of the new Createch board will be described. This board will be referred to as
LMK-board. After a description of the hardware the available software for the LMK-board
will be discussed. At the end of this chapter a global scheme is given as a final conclusion of
the orientation phase.
3.2 8051 microcontroller
For this project an AT89S53 (the 8051 microcontroller) from ATMEL has been used. This 8-
bit microcontroller is based on CMOS and has 12K bytes of downloadable Flash ROM and
also 256 bytes of RAM. Some other features are:
· An endurance of 1000 Write/Erase Cycles
· 4-6V operating range
· A clock frequency up to 24MHz
· Program memory lock
· 32 Programmable I/O lines
· Three 16-bit timer/counters
· Nine interrupt sources
· Programmable UART serial channel
· SPI serial interface
· Power down modes and low power consumption when idle
3.2.1 Memory organisation of the 8051
The 8051 microcontroller has a separated code and data memory. The program memory can
be maximal 64Kb long. The lower 4Kb on the chip and the other 60Kb extern memory or
64Kb totally extern (See figure 4)
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The 8051 can also address 64Kb of extern data memory besides the 384 bytes RAM on the
chip. This extern memory can be addressed by the instruction MOVX. The internal memory
space is divided into three blocks, which are referred to as: Lower 128, Upper 128 and Special
Function Register (SFR) space (also 128 bytes). The Upper 128 and SFR-space are
distinguished by the addressing method as can be seen in figure 5.
Figure 4 Arrangement 8051 program memory
Figure 5 Arrangement 8051 data memory
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The lower area (128 bytes) can be addressed both direct and indirect (with use of a register).
This area again can be divided into three areas. See figure 6.
· The first area contains the register banks (0-3). After a reset the default registerbank is 0.
To use the other register banks, the user must select them in software via P.S.W.
(Program Status Word). Each registerbank contains eight (0-7) 1-byte registers.
· The second part is a Bit Addressable Area. This segment contains 16 bytes so 128 bits
that can be directly addressed. These bits can be referenced as address (0-7FH) or with
reference to bytes 20H to 2FH (e.g. 20.0-20.7). Each of the 16 bytes in the segment can
also be addressed as a byte.
· The third part (Scratch Pad Area): 30H through 7FH are available to the user as data
RAM.
The Special Function Register contains registers, which control the counters, interrupts,
power control, serial port set-up etc. Information on the different functions can be found in
the datasheet of (AtmelCorporation, 2000).
3.2.2 Ports of the 8051
The 8051 microcontroller holds four 8-bit bi-directional I/O ports (P0-P3).
1. By the use of multiplexing P0 can be configured as the low-order address or data bus
during accesses to external program and data memory. Port 0 can also receive code bytes
during Flash programming and deliver the output bytes during program verification.
2. Port 1 can be used for communication. Furthermore port 1 contains some pins that can be
configured for additional functions (counters etc).
Figure 6 First 128 bytes of RAM
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3. The third Port (P2) delivers the high-order address byte during accesses to external data
memory that uses 16-bit addresses.
4. Port 3 like Port 1 also contains some special functions. This port also receives some
control signals for Flash programming and verification.
A more detailed pin-description can be found in the datasheet (AtmelCorporation, 2000).
3.2.3 8051 Interrupts
The AT89S53 has a total of six interrupt vectors:
· two external interrupts (/INT0 and /INT1)
· three timer interrupts (Timers 0, 1 and 2)
· one serial port interrupt.
All of these interrupt sources can be individually enabled or disabled by setting or clearing a
bit in Special Function Register IE. There is also a global enable/disable bit EA in the register
IE. This bit disables all the interrupts at once.
3.3 Hardware organisation LMK-board
The target board designed by Lammerink uses a 40pin-connector and is called a C40-system.
This connector is a projection of the pinning of a standard 40 pin Dual in Line chip version.
Except for both the crystal-connections, which are replaced by a primary supply voltage and
one not connected, the pin numbering of the C40 equals the 8051. The base print of the
Createch board contains five of these C40-sockets. On these sockets different modules can be
placed e.g.: microcontroller board (which contains the 8051), LCD-display-board, I/O-board.
The microcontroller board used for Createch had to be programmed on a separated
programmer-board.
8052 unit
64 KByte Code
64 KByte Data
LCD display
ATmega slave
device 0
device 1DATA
ADC1
ADC2
ADC3
ADC4
DAC1
DAC2
DAC3
DAC4
RCO1
RCO2
RCO3
RCO4
DIO1
DIO2
DIO3
DIO4
Figure 7 Hardware organisation of the LMK-board
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The new microcontroller board (described in the report) has it’s own connector to be serial
programmed. Also this new board holds more memory: 64Kbytes Code Flash memory and 64
Kbytes Data memory (of which both 60 Kb available to the user). Because now all the
address lines of the 8051 are occupied, all the I/O is implemented as memory mapped I/O.
Therefore the original I/O used for Createch can no longer be used and new I/O has to be
designed. Although this I/O is not yet completely finished, it is used in this report as starting
point. The new designed I/O is categorised in devices, were the LCD-display is named device
0 and an AT Mega Slave device 1. This slave takes care for the communication between the
microcontroller and the control I/O:
· 4 ADC (Analog Digital Converter)
· 4 DAC (Digital Analog Converter)
· 4 RCO (Radio Control Output) or PWM (Pulse Wide Modulation)
· 4 DIO (Digital Input Output)
The slave controls and reads/writes the I/O and places/gets the information into the data
memory were it can be read/written by the microcontroller for use.
3.4 Memory layout
The memory consists of a 64 Kbytes ROM code module, which is totally available for the
user. Also the microcontroller card has 64 Kbytes RAM, divided into three areas. See figure
8.
0000
EFFF
F000
F7FF
F800
FFFF
RAM
I/O
ESP
2 KByte I/O-space
60 KByte Data
2 KByte ESP
programmer kernel
contains 8 devices
of 256 bytes
available to user
Figure 8 Layout data memory
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1. The upper part is the ESP (Embedded System Programming)-sector, which handles the
programming phase. In these upper 2KB, a four-stage state machine is defined. The first
stage is the boot stage followed by the wait/listen stage. In this stage the target waits for a
communication signal from the computer (connected to the serial bus). The ES-COM
(Embedded System Communicator see Appendix C) programmer software produces this
signal. When the target detects this signal, the target moves to the programming stage. In
this stage the ES-COM program can upload the code (produced by an 8051 cross
compiler) into the ROM-module. When the uploading is done, the last stage is entered.
Now the target waits for a reset to run the uploaded code. This reset signal can also be
produced by the ES-COM programmer. The target contains two LED’s that show in
which state the target is at that moment.
2. The second 2 Kbytes of RAM (F000-F7FF) is used for the memory mapped I/O. This
field is divided into sectors of 256 bytes, so in this configuration there can be maximal
eight I/O devices attached to the target.
3. These devices can be specified by address lines A11, A10, A9, A8 or the second
hexadecimal of the address. In this target configuration the LCD-display is indicated as
device 0 and the AT Mega Slave (for controlling the hardware IO) is specified as device
1. The space for the LCD-display holds the two lines and control functions. As can be
seen in figure 9 the device space for the AT Mega Slave is again divided; now in parts of
16 bytes. Each of these parts stands for an I/O-function (ADC, DAC, RCO and DIO).
From these 16 bytes the first two bytes are used: one for the low byte and one for the high
byte. Because the ADC, DAC and RCO have an accuracy of 12 bits, the high byte is not
completely used. The reason for using sectors of 16 bytes, while using only 2 bytes of
them, is that addressing an I/O-unit can ‘easily’ be done by use of address lines A7, A6,
A5, A4.
4. The rest of the 64 Kbytes (60 KB) is free for the user to adopt for programming. Of
course the users should pay attention, not to accidentally put more than 60Kb data into the
RAM. Fortunately the ES-COM programmer checks the size of the code before
uploading. When the user wants to upload code that is larger than 60Kb, an error-message
is showed.
Because from the 64Kb memory, 60Kb is available to the user, the code memory is also
restricted to 60Kb.
The template has a fixed size, the size of the adopted template after code generation is mainly
determined by the size of the c-code to describe the model. The size of the (binary) code that
can be uploaded to the target is of course dependent on the efficiency of the compiler used.
However it would be nice if 20-sim could give an estimation of the size of this (binary) code.
Perhaps this could also be realised before code generation. When the user than has created a
model and wants to generate code for a specific target, 20-sim could give a suggestion if the
code would fit into the target or not. If for example the generated code would be too large for
the target, the user can adjust (simplify) his model.
19
F000
0000
F100
F200
Device 0
Device 1
Device 2
LCD Display
AT Mega Slave
F110
F150
F1B0
F120
F160
F1C0
F130
F190
F170
F1D0
F140
F1A0
F180
F1E0
F210
F1F0
F220
F230
F010
F030
F020
F040
F090
F050
F0A0
F070
F0C0
F0E0
F060
F0B0
F080
F0D0
F0F0
Two lines LCD screen
ADC1
ADC2
ADC3
ADC4
DAC1
DAC2
DAC3
DAC4
RCO1
RCO2
RCO3
RCO4
DIO1
DIO2
DIO3
DIO4
F100
F140
F101
F141
F102
F142
F103
F143
F104
F144
F105
F145
F106
F146
F107
F147
F108
F148
F109
F149
F10A
F14A
F10B
F14B
F10C
F14C
F10D
F14D
F10E
F14E
F10F
F14F
Low Byte
Low Byte
High Byte
High Byte
Empty
Empty
DATA RAM
256 bytes
RAM
Figure 9 Layout I/O-space of data memory
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3.5 I/O board functions
The I/O-board contains the AT Mega Slave which is programmed to read and write
information from/to the I/O chips (ADC, DAC, etc) which are also on the I/O-board. This
information is mapped into the memory occupied by device 1. Thus the AT Mega Slave
handles the high level communication with the microcontroller (through memory) and the low
level communication with the I/O. In figure 10 a global scheme of the different functions
located on the I/O-board is given. The different applications that use the I/O functions for
connection with the target can be connected by use of the C3-bus. This bus is a standard used
by Conrad BV for it’s different servo application etc. The following pin layout describes the
C3-bus:
pin 1 pin 2 pin 3
In/Out VCC GND
The required logic is implemented in the CPLD. Furthermore the I/O-board contains a
rotating switch. With this switch the device can be given a device number. This device
number indicates the position were in the memory the I/O data is placed. So several I/O-
boards can be attached to one target, all with a different device number (and thus memory
space).
For the ADCs the LTC1298 from Linear technology is used. This dual serial ADC has a 12-
bit resolution and a conversion time of 60us. The LTC1298 uses the successive
approximation method for conversion and has a sampling rate of 11.1 ksps. The error is
guaranteed smaller than ¾ LSB. More information about the chip can be found in the
datasheet (LinearTechnology, 1994).
The DACs are realised by the LTC 1446 also from Linear technology. This chip has also two
serial converters of 12 bit. The maximum error is ½ LSB and the settling time is 14us by +/-
CPLD
(Glue logic)
(AT mega)
LTC1298
LTC1446
C
40
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Figure 10 Functions of the new I/O-board
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½ LSB. More information in the datasheet (LinearTechnology, 1996). The DIO and RCO
don’t require a special chip.
3.6 Software for the target
3.6.1 Programmer environment
Two cross-compilers are available for making code for the target: one for PASCAL code and
one for ANSI C-Code. As 20-sim generates C-Code on the place of the tokens, it is obvious
that for this project the C-compiler must chosen (perhaps an improvement for 20-sim would
be code generation in more languages than only ANSI C). This C51 compiler is written by
IAR Systems. The complete packet consists of a assembler (a8051.exe), a compiler
(icc8051.exe), a linker (xlink.exe), a library maker (xlib.exe) and a shell with editor (ui.exe).
The assembler accepts standard assembler mnemonics. The compiler accepts ANSI C-code.
Several options can be given before compiling, e.g.: the memory model, output file and map
file. When all the object files are created, the project can be linked. For that a linker
description file, with the same name as the main object file and extension .xcl, is required. In
this file the several link modules are declared such as the start-up module (for initialisation of
the target), the I/O hardware files and the actual program object files. Furthermore the C-
library for the selected memory model can be chosen. For a more practical description see the
manual from (IARSystems, 1995; IARSystems, 1995).
3.6.2 Original I/O-hardware files
Although new hardware control files have to be written for the new target, here a short
description list of the files used with Createch is given as a starting point. The following low
level-routines were used:
cstartup.s03 This file contains the code that is executed before the C “main”
function is called. For example the baudrate and other necessary
initialisations.
adda_io.s03 This file contains the low-level control of the DA and the AD
chips.
crea_def.s03 This file contains the port definitions.
lcd_io.s03 This file implements the low level routines for controlling the
LCD-display (createch version)
crea_lib This file is the ‘C’ library, adapted for the selected memory
model.
These low-level routines are used by the following c-files:
adda_io.h Header file for adda_io.s03 with definitions of the functions call
for the ADCs and DACs.
crea_lcd.h Header file for crea_lcd.c
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crea_lcd.c Contains the different LCD-functions (by the use of lcd_io.s03.
pwm.h Header file for pwm.c
pwm.c Contains the PWM functions.
getchar.c Contains the routines for input.
putchar.c Contains the routines for output.
The extension .s03 indicates that the file contains assembler code. These files can be
assembled to object files by a8051.exe. These object files have the same extension (.r03) as
the object files generated by the c compiler (icc8051.exe).
3.6.3 Uploading to target
When c-code has been compiled and linked, the binary data can be uploaded to run on the
target. This file must have the extension .hex or .bin. The uploading is done by ES-COM
(Embedded System Communicator) which is written by Lammerink (see Appendix C).
Furthermore a communicator command file has to be created. This file has the same name as
the binary file except for the extension, .esc. This file has the same structure as an windows
.ini file and contains four sections:
1. Datafile: in which the data file type is defined
2. Target: definition of the name and the type of the target
3. Communication: set-up of the communication channel
4. Programming: defines the programming channel
A more detailed description of ES-COM and its use is given in Appendix C
3.7 Global scheme and Conclusion
At the end of the orientation phase the following scheme (see figure 11) can be see as an
overview of the path that has to be taken. The first block (left above) symbolises the code that
is generated by 20-sim on basis of the model. As Control Lab Products (CLP) develops 20-
sim, this code generation process can not be changed during this project. Therefore this code
process has to be accepted. However it can be evaluated during this project, and on that basis
recommendations can be made. The second part of the scheme that can not be adjusted easily
is the target model-block (initialisations, hard ware control etc). This part contains code that is
specific for the target (in this case the LMK-board). The target template (with driver calls etc)
is now used to bring the two blocks (20-sim code and target files) together and must be
implemented during this project. The compilation and linking of the files can be done
separately however also a postprocessor could be used. This is described in the next chapter.
This postprocessor can also be used to optimise the code before compiling. When the code is
linked nothing more can be changed and the code is uploaded by use of ES-COM (see
appendix C).
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A difficulty that arises from the 20-sim model code (that can not be changed) is that it
assumes variables with the size of doubles (as described in chapter 2). In the whole template
mostly doubles are used. However the 8051 is a fixed-point processor which means that
calculations can only be done on integers. To perform calculations on floats a library has to be
used to simulate float calculations on a integer microcontroller (doubles are converted to
floats by the icc8051 compiler). The disadvantage of this is that the calculations will a take a
relatively long time. It is said that the multiplication of two floats will take approximately
1ms. Therefore this target will be (with this template) slower than other microcontrollers that
do support float operations like DSP, X86 etc. Therefore a recommendation to CLP would be
to also implement code generation with use of integers especially for fixed-point
microcontrollers like the 8051.
20sim 3.2 Pro Template
Code Generation
IAR C51-Compiler
IAR C51-Linker
Embedded System
Communicator
ANSI C-files
Memory model
Linker description file
Communicator Command file
model specific
information
target information
by use of tokens
xxmain.c, xxinteg.c
target.c etc.
OBJECT-files OBJECT-files
Binary-file
xxmain.r03
xxinteg.r03  etc.
cstartup.r03
adda_io.r03j  etc.
main.hex
main.bin
Target model
target initialisations
hardware control
Figure 11 Project overview
24
4  Implementation of 20-sim on the LMK-board
4.1 Introduction
In this chapter, as a continuation of the orientation phase, the implementation of the 20-sim
part is described. For that first the realisation of the target in 20-sim as a simulation object is
explained. This is done by the code and the simulation acquired simulation results. The
simulations are done by the temporary approach with use of a dll. This method was described
in section 2.4. After that the adaptation of the template to suit the target is described. This is
followed by flowchart and test results of the postprocessor and the reason for using a
postprocessor.
4.2 The LMK-board as a simulation object
To use the target under 20-sim, a simulation submodel of the LMK-board is required. This
submodel has the same ports as the real target and all the functionality as the target. In this
case the target has several connections to the real world such are: ADC, DAC, DIO and RCO
as described in the orientation phase from the target. These connections between analogue
(real world) and digital (target) have their own characteristics that have to be approximated by
20-sim. This is done by the use of a dll, as described in chapter 2, which contains all the
functions.
In this section first a short description about the dll is given. After that the different
conversion elements are described, with test results. At the end of this section the total
submodel for the total target is compound.
4.2.1 Implementation of the DLL
Control Lab Products (CLP) defines two kinds of dll’s: Static dll’s and Dynamic dll’s. The
difference between these two, is that dynamic dll’s can contain internal model states.
However for this target this is of no concern, therefore a static dll is chosen. Attention should
be paid to the ddl-call within the 20-sim model elements. A function in a dll is called in the
following way:
Y = dll(filename,functionname,X);
For example (equation model):
parameters
string filename = 'example.dll';
string function = 'myFunction';
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variables
real x[2],y[2];
equations
x = [ramp(1);ramp(2)];
y = dll(filename,function,x);
So the filename and the function are put into a string-variable and then the dll is called with
these strings as arguments. However it seems that this only works for a complete model.
When a submodel is used it is no longer valid. Now the dll has to be called directly with
filename given between ‘… ’ in the actual call so:
y = dll(‘filename’,’function’,x);
A second point of attention is that 20-sim is one-based (which means the first element in an
array is indicated by 1) and the implementation of the dll in C++ is zero-based (first element
is 0). A small restriction in 20-sim is that all the array’s (input and output etc) must have a
size of at least 2. In this case this is very redundant because only one element is used (for
input and output). The dll is written in Visual C++, the framework is given in listing 1.
#include <windows.h>
#define DllExport __declspec( dllexport )
extern "C"
{
DllExport int myFunction(double *inarr, int inputs, double
*outarr, int outputs, int major)
{
... // function body
return 0; // return succesfull
}
DllExport int Initialize()
{
... // do some initializations here.
return 1; // Indicate that the dll was initialized
successfully.
}
DllExport int Terminate()
{
... // do some cleaning here
return 1; // Indicate that the dll was terminated
successfully.
}
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}
Listing 1 Static dll framework
The initialisation and termination functions are left open for now. The other functions are
described in the next sections.
4.2.2 Simulation of ADC
The ADC element has an analogue electrical value as input, and outputs a digital value. The
input can be any voltage between 0 and 5, the output is a proportional integer between 0 and
4095 (12 bits). To model this element in 20-sim a few restrictive assumptions are made.
1. The ADC is considered ideal, static error’s (DNL and INL) and dynamic error’s (SINAD
and ENOB) aren’t modelled.
2. The processing time of the ATMega Slave is ignored.
3. The acquisition and conversion time of the ADC is neglectable
The reason for these choices are that the design gets more simplified. If desired the user can
add the required functionality by additional 20-sim blocks. For example the conversion time
could be modelled by use of a delay element.
With the given specifications the following steps have to be taken for one conversion:
First the analogue value has to be read. Because the total range of the ADC is 5V and the
number of steps is 4095 the stepsize is the ratio between the two. If the analogue value is
between 0 and 5 V the digital value can be calculated by rounding the quotient of the
analogue value and the stepsize. Because the C-function (int) only rounds off downwards, a
correction factor of 0.499999999…  is required. When the analogue value is below or equal to
zero the digital value is 0. In the case the analogue value is 5 or larger the digital value is
4095. Finally the digital value has to be placed to the output, and the dll-function has to be
closed successfully.
This description of the ADC results in the dll-code given in listing 2.
DllExport int ADC(double *inarr,int inputs, double *outarr,
int outputs, int major)
{
analog = inarr[0];
step = (5.0000000/4095.00000);
if ((analog>0) && (analog<5.00)) outarr[0] = ((int)
((analog/step)+0.49999999));
else if (analog <= 0) outarr[0] = 0;
else if (analog >= 5.00) outarr[0] = 4095;
return 0; // return successful
}
Listing 2 Dll code of the ADC
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To check the correct behaviour the model given in figure 12 is entered in 20-sim.
The ADC-element contains a call of the dll function ADC. The attenuate element in the block
scheme is used so that a plot can be made with only one y-axis. On this way the analogue and
digital value’s can be easily compared. The following simulation is applied to 20-sim:
Parameters:
===========
WaveGenerator1\amplitude  7
WaveGenerator1\omega  1 {rad/s}
Attenuate1\K 1000
Run Specifications:
===================
StartTime: 0
FinishTime: 2
Integration Method:
RungeKutta4
Step Size: 0.0001
The result can be seen in figure 13.
Figure 12 Simulation model for the ADC
Figure 13 Simulation result ADC
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As can be seen the ADC-element functions as specified. An extra zoom plot is made to show
the stepsize of the ADC (figure 14).
The interconnection between the steps is not exactly vertical, this is caused by the
reconstruction method used by 20-sim. This reconstruction method is called Zero Order Hold
(ZOH).
4.2.3 Simulation of DAC
The DAC converts a value between 0 and 4095 into a voltage between 0 and 4.095 V. For
now it is assumed that the conversion is exactly proportional with out any disturbances. Just
as the ADC the DAC has the same assumptions according the timing aspects.
So the dll-function has to read the digital value and divide it by 1000, when it is between 0
and 4095, to get the analogue value. When the digital value is 0 or below the analogue value
is also zero and when the digital value is 4095 or larger the analogue value is at it’s
maximum. Finally the analogue value has to be returned, and the function has to terminate
successfully.
This description results in the dll function given in listing 3.
DllExport int DAC1(double *inarr,int inputs, double *outarr,
int outputs, int major)
{
digital = inarr[0];
if (digital > 4095) digital = 4095;
Figure 14 Closer view simulation ADC
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if (digital > 0) analog = digital/1000;
else if (digital <= 0) analog = 0;
outarr[0] = analog;
return 0; // return successful
}
Listing 3 Dll code of the DAC
Again a simulation is performed to check the correct working of the function. The 20-sim
simulation model is given in figure 15.
With the following experiment
Parameters:
===========
Gain1\K 1000
WaveGenerator1\amplitude 5000
WaveGenerator1\omega  1 {rad/s}
WaveGenerator1\phase  0 {rad}
Run Specifications:
===================
StartTime: 0
FinishTime: 2
Integration Method:
RungeKutta4
Step Size: 0.0001
This resulted in the plot given in figure 16
Figure 15 Simulation model for the DAC
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As can be seen the behaviour meets the specifications stated above.
4.2.4 Simulation of DIO
The third function of the target is called Digital Input Output. For now this function is only
simulated as input. The DIO has an analogue voltage between 0 and 5 V as input, and output a
0 when the voltage is below 2.5V and a 1 when the voltage is above 2.5V. In simulation this
can simply be done by a comparison. Listing 4 contains the c-code.
DllExport int DIO1(double *inarr,int inputs, double *outarr,
int outputs, int major)
{
analog=inarr[0];
if (analog < 2.5) signal = 0;
else signal = 1;
outarr[0]=signal;
return 0; // return successful
}
Listing 4 Dll code of the DIO
For completeness a simulation test is performed. The following model given in figure 17 was
used.
Figure 16 Simulation result DAC
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The extra constant is added so that the reference signal can also be plotted in the waveform.
The following experiment is run:
Parameters:
===========
WaveGenerator1\amplitude  6
WaveGenerator1\omega  1 {rad/s}
Constant1\C  2.5
Run Specifications:
===================
StartTime: 0
FinishTime: 10
Integration Method:
RungeKutta4
Step Size: 0.0001
This resulted in the plot of figure 18.
Figure 17 Simulation model for the DIO
Figure 18 Simulation results DIO
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This is the plot we expected, therefore we conclude that the DIO-element is also functioning
correct.
4.2.5 Simulation of RCO
The last I/O-slave function is the RCO (Radio Controlled Output). This element has a digital
value as input (between 0 and 1023). The output is a pulse-width-modulated signal. The
period of this signal is 20ms, from these 20ms the signal is minimal 1ms high. According to
the digital value the signal can be maximal 2.023ms high. So the time high is 1 plus the
digital value/1000 and the low time is 19 minus digital/1000. Where a high signal is defined
as 5V and a low signal as 0V. To implement this in c-code, three states are defined see figure
19.
 The first state is to fetch the digital value. Next, the second state is a loop with high output.
The third state is the low output time, also defined by a loop. This results in the code of listing
5.
DllExport int RCO1(double *inarr,int inputs, double *outarr,
int outputs, int major)
{
if (state==0){
//begin state
analog=inarr[0];
//limit/round analog value
if (analog >1023) digital=1023;
State 0
State 1 State 2
analog
output=5V output=0V
counthigh < 1000+digital countlow < 19000-digital
counthigh++ countlow++
counthigh=0
countlow=0
output=5V
digital = (int)analog
Figure 19 Statediagram for RCO
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else if (analog<0) digital = 0;
else digital = ((int) analog);
state = 1;
counthigh=0;
//set counters to zero
countlow=0;
outarr[0]=5;
}
else if (state==1){
//state1 for highsignal
outarr[0]=5;
if (counthigh<(1000+digital)) counthigh++;
else state =2;
}
else if (state==2){
//state2 for lowsignal
outarr[0]=0;
if (countlow<(19000-digitaal)) countlow++;
else state=0;
}
return 0; // return successful
}
Listing 5 Dll code of the RCO
As can be seen the ratios are correct, but the exact time depends on the rate on which 20-sim
call’s the dll-function. To get the correct simulation, the correct run-properties have to be set.
These settings are of course depended on the computer speed/configuration. However the use
of a dll to simulate is only temporary. With the use of SIDOPS+ the problem is presumably
solved, because then the 20-sim simulation time can be used in the RCO-element as a
reference for timing.
The simulation of figure 20 is carried out.
Parameters:
===========
Constant1\C 500
Figure 20 Simulation model for the RCO
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RCO
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Run Specifications:
===================
StartTime: 0
FinishTime: 0.05
Integration Method:
RungeKutta4
Step Size: 1e-006
This results in the pulsewave of figure 21.
The wave has the correct duration (20ms) and the duty cycle is also as specified
(1ms+(500/1000)ms). For this synchronisation between real and simulation time a stepsize of
1e-006 for the integration method had to be chosen (on a Pentium II 400Mhz). The reason for
accepting this restriction is that the use of loops was the only way to implement this element.
4.2.6 Simulation of LCD
The LCD-display of the target is a 2 lines 16 characters display. For the simulation this
element is defined as a passive device with two inputs. The user can send arbitrary signals to
it. In the simulation this has no result, but after code generation (next paragraph) and
uploading, the value’s send to the display will be seen in the real world. Because for the code
generation every function needs a dll-call, the following function in listing 6 was written.
Figure 21 Simulation results RCO
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DllExport int LCD(double *inarr,int inputs, double *outarr,
int outputs, int major)
{
outarr[0] = inarr[0];
outarr[1] = inarr[1];
return 0; // return successful
}
Listing 6 Dll code of the LCD
This function has no specific purpose, but simply sends the input to the output. In 20-sim the
element of figure 22 was constructed.
4.2.7 Simulation of the total model
Now that all the different model elements are defined, the complete submodel of the target
can be constructed. In the toplevel of the simulation the submodel of figure 23 can be used:
This submodel contains the elements of figure 24.
Figure 22 Application of the LCD-model
Figure 23 Icon for the lmkboard-submodel
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The actual controller or any model the user want’s to implement can be put in this submodel
and connected to the elements. The real world can be modelled on top level and in/out puts
can be connected to the ports of the target model.
4.3 Template implementation
Now the simulation elements are completed, the template can be written to generate code for
the LMKBOARD-submodel, which can be uploaded to the target. As described in the 20-sim
orientation, the submodel template is used. However some adjustments had to be made.
First of all an extra template file with the different driver call’s have to be written. This
template file doesn’t contain any tokens but holds the functions specified in 20-sim. That is
the name of the dll (lmkboard) followed by underscore and the function name (e.g. ADC1,
ADC2, ..., LCD). So totally there are 17 functions. For example a function looks like this:
filename_functionname (outputmatrix, number_of_elements,
inputmatrix, number_of_elements, xx_major);
(As said before the output and input matrix must have a size of at least two.)
Furthermore there are an initialisation and a termination function.
Because the drivers for the target have not been written, the functions in the target file could
not be implemented yet. The functions are declared in a target.h and can be filled in, in
target.c.
The target functions are all called by the code filled in on the place of the tokens that are in
xxmodel.c. Therefore an include-statement for the target file has to be added to xxmodel.c
and xxmain.c.
Figure 24 Contents of the lmkboard-submodel
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The integration method uses steps, besides small steps also a large step can be done. This
indicated by a variable xx_major, during a small step this variable is false; with a large step
it’s true. Although this was the concept, it was not yet implemented. Therefore in the
xx_integ.c this variable had to be declared and on several points in the different integration
method the variable had to be assigned a value (XXFALSE or XXTRUE).
In the file xxmain.c and xxsubmod.h several variable declarations were missing. In xxmain.c
xx_step_size and xx_simulation_time were not declared. And in xxsubmodel.h,
xx_finish_time and xx_simulation_time were not declared. This done by “extern XXDouble”
followed by the variable name in the upper part of the files.
In the original model template, the function generate output is not called. For testing purposes
this could be useful, though not for running the code on the target.
Furthermore some small things were adjusted to the template files:
· the name of xxinverse.c was altered to xxinv.c because the compiler can only handle
filenames that has maximal 8 characters.
· in xxinv.c a comment line was preceded by “//” instead of “/*...*/” which is the common
way of indicating comments under ANSI-C.
4.3.1 Testing of the template
After the adjustments of the template several testmodels were created to test the behaviour of
the template. During these test some small problems encountered:
· When one of the inverse trigonometric functions is used in a model (eg arccos or arcsin)
this is put directly in the generated code. However the ANSI representation is a (e.g. acos
or asin). The makers of 20-sim (Controllabs) will correct this small problem in the new
version.
· An other problem occurred when a port name (in a model) was given the same name as
the contents of a string. Because these two have nothing in common, this was clearly a
bug in 20-sim. Hopefully this is repaired in the forthcoming version of 20-sim
· Further the model has to have at least one state. If this is not the case the main loop is not
run, and so the template doesn’t do any simulation.
4.4 Implementation postprocessor
4.4.1 Motivation for a postprocessor
As stated in the orientation phase the template is designed for every possible model in 20-sim.
This implies that the template contains every possible function that can be called in the
generated code even if it is not used. Because the compiler doesn’t remove these redundant
functions, a lot of unnecessary code is made. Fortunately 20-sim supports a postcommand.
Therefore the following solutions is devised:
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Around all the functions, of which it is uncertain if they are used, an #ifdef/endif statement is
placed. This implies that the compiler doesn’t compile the code between the statements if the
function is not declared. It would be a great improvement if 20-sim would generate this file
with defines of all the used functions. However in the current version of 20-sim this is not the
case, therefore these declarations are done by use of a postprocessor.
4.4.2 Specification of the postprocessor
The postprocessor is run after code generation. The task of the postprocessor is now to search
for all the functions that are called in the code generated by 20-sim and put all these functions
in a declaration file. Now when the filled out template files are compiled, the unused
functions are left out. Of course the declaration file has to be included in all the template c-
files. Several tests, were the function of the postprocessor was carried out by hand, showed
that great size decrease can be obtained. Thereby justifying the design and use of a
postprocessor.
4.4.3 Implementation of the postprocessor
The postprocessor is written in Visual C++. To find all the functions called by the 20-sim
code, a file with the relevant tokens is made (functions.def). This file is filled in by 20-sim
just like the other template files. The postprocessor now must find all the functions out of this
file (after code-generation, when all the tokens are replaced by code) and place them in the
file (define.h) with a “#define” statement before them. Because all the functions are precede
by “XX” this used to find the functions out of the code. The scheme in figure 25 is a global
overview of the structure of the postprocessor.
The postprocessor works line wise. After the in- and output files are opened the header to the
output file is written. Then the buffer is cleared, the counters are set to zero and the first line
(from functions.def) is read into the buffer. The first character of the line is read from the
buffer. If this character is an “X” followed by “X” and not precede by “(“, the beginning of a
function call has been found. The maximal length of a function name is 22 characters. So after
the X 23 characters are read (by use of counter x). When the function name is shorter, the
loop ends because a space will been found. During the loop the characters are put on the
screen and after they have been capitalised put to the output file. If the end of the function is
found (either space found or 22 characters passed) then the next character (counter i) is read.
Because it could be possible that a line contains more functions. After the first line has been
searched through, a loop is entered to search the other lines of the input file. The reason for
first searching the first line and then the others is that a input file of only one line wouldn’t be
searched by the loop its self. When there are no more lines in the input file, a finishing
sentence (with the number of functions found) is put to the screen and the postprocessor runs
the batch file “compile.bat”. This batch file compiles all the template files with the IAR
compiler and starts the linker to link the object files. The reason for doing this by a batch-file
is that now easy adjustments can be made, without having to build a new version of the
postprocessor. If a new template-file has to be added, this file with a compile statement can
simply be added in the batch file.
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Figure 25 Flowchart postprocessor
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4.5 Inserting the template
The new template and postprocessor, now have to be added to 20-sim. This is done as
described in the orientation phase by use of the target configuration file (targets.ini). The
template files are put in “lmkboard” a subdirectory of ccode directory from 20-sim. For the
representation an icon is made for the new template. To generate code for target, the
submodel described in section 4.2.7 has to be used. After simulation C-Code Generation
window can be opened and the Lammerink target can be selected (see figure 26).
Because the LMK-board was ready only just at the end of the project, thorough tests to show
the correct working of the template couldn’t be done.
Figure 26 C-code generation dialogbox
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5  Design demonstration
5.1 Introduction
To show the correct working of the designed and implemented template, it was required to
demonstrate it by use of a demonstrator. This demonstrator is modelled in 20-sim by use of a
bondgraph. Then the target submodel is expanded by a controller and a simulation is done.
Then the controller is uploaded to the target, and the same experiment is done in the real
world on the physical demonstrator. On the outcome of this experiment an evaluation of the
correct working can be done.
5.2 Demonstrator design in 20-sim
Although the 8051 is a very useful microcontroller the main restriction is it speed on handling
floating point numbers. It appears that a multiplication of two floating-point numbers will
take approximately 1ms. This is mainly caused by the float library that has to emulate floating
point numbers on a fixed-point processor. Therefor the demonstrator that has to be controlled
by use of the target must have a long time constant. Although there are several interesting
case systems, for this project a water heater was chosen. The water heater is a jug with at the
bottom a heating element. The jug also contains a temperature sensor that measures the
temperature of the water in the jug. Although the water in the jug is not heated uniformly in
this case it is assumed that the system can be modelled by a first order model. To compound
the simulation-model the following data of the physical model is required:
The heating element has an input voltage of 0 to 5 Volt and a linear output capacity of 0 to
2200 Watt (10A at 220V).
The jug contains exactly 1 Litre water with a density of 0.998 x 103 kg m-3 and a specific
warmth number c of 4.18 x 103 J kg-1 K-1.
The time constant of the system is estimated on one hour.
The room temperature is 190 C.
The first order model of the system can be seen in figure 27.
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The desired temperature of the water in the jug is set up by a value applied to ADC2. This
value (voltage) lies between 0 and 5 and corresponds to a temperature of 0 to 1000 C (of
course the lowest temperature is room temperature). In this simulation this is modelled by a
wavegenerator. DAC1 generates the input signal to control the system. The output of DAC1
is supplied to the heater, which is modelled by a voltage controlled flow source. The flow (in
this case) is the entropy delivered to the water. In the jug the flow (warmthflow) is ‘stored’ in
a C element (the water). Because not all the warmth is stored, an R-element is added for the
losses to the environment. An effort source models the room temperature that surrounds the
jug. The temperature measurement is done in the jug and the result is transformed to a
suitable input voltage for the ADC1 (this is modelled by the temperature sensor T). The
second DAC output is used to output a voltage proportional to the measured temperature in
the jug. For simulation reasons the other inputs of the LMK-board submodel are given an
arbitrary input (step-wave). This is only done so that the model can be simulated but doesn’t
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Figure 27 First order model of the demonstrator
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play any role in this simulation. For the controller inside the LMK-board-submodel a PD-
controller is chosen (see figure 28). Again the RCOs need to have inputs so a constant is
added to the simulation model.
5.3 Simulation of the demonstrator
Now the demonstrator is modelled a simulation can be performed. With the data given in the
previous paragraph the elements of the bondgraph can be calculated.
The heater element (MSf) has output of 2200 J/s and the output of the DAC is 0 to 5V,
therefor the gain-element must have an value of 440.
The warmth capacity of the jug is given by m*c = (0.998 x 103 kg m-3) * 0.001 * 4.18 x 103 J
kg-1 K-1 = 4171.64. Therefor the C-element in the bondgraph is given a value of 4171.64.
As stated before the time constant of the system is estimated on 3600 seconds. So the R-
element has an estimated value of 0.86.
The temperature sensor measures the temperature between 0 and 100 0C and converts this into
a voltage between 0 and 5V. Therefor T should have a value of 20.
These parameters are applied to the 20-sim model and the following experiment is made:
Parameters:
===========
Lmkboard\Constant1\C 1
Lmkboard\PD1\kp 0.8
Lmkboard\PD1\tauD 1
Lmkboard\PD1\beta 0.1
SignalGenerator1\start_time 0 {s}
SignalGenerator1\stop_time 1 {s}
SignalGenerator1\amplitude 1
C1\c 4171.64
R1\r 0.86
Temp_Sensor\K 20
Room_temperature\effort -19
Set_point\amplitude 2
Set_point\omega 0.001 {rad/s}
Gain2\K 440
Run Specifications:
===================
StartTime: 0
FinishTime: 10000
Integration Method:
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RungeKutta4
Step Size: 0.1
The result of this experiment can be seen in figure 29.
The rectangular line is the set point applied to the LMK-board. The amplitude of this signal is
2V, therefor the maximal temperature in the jug should be 20*2 = 400C. This is almost the
case as the line representing the temperature in jug shows. The steering signal to the heater
shows that when the temperature is set the LMK-board drives the heater to reach this
temperature. When the temperature in the jug is reached, the warmth produced by the heater
is constant to maintain the set temperature. When the set up temperature is 00C, then the
heater is turned off, and the temperature in the jug decreases until the room temperature
(190C) is reached.
5.4 Realisation of the demonstrator
The simulation of the demonstrator seems to work correctly. Thus the ‘real’ demonstrator can
be constructed. With use of the new template for the LMK-board, the c-code for the target is
generated. Because of the relatively large size of the code, a new memory model (large) has to
be selected. To link the files Theo Lammerink created a new startup-module suitable for the
large memory model and able to handle floating-point numbers. With use of this new module
the c-files generated by 20-sim can be compiled and linked by the postprocessor and the
compile.bat file (as described in section 4.4). This results in a hex-file of 49.3 KB, which can
be uploaded to the target. For this target (with 60 KB memory) the linked hex-file is rather
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Figure 29 Simulation results of the demonstrator
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large for this ‘simple’ PD-controller. To examine the relation between the complexity of the
controller and the size of the linked c-files, a second controller is constructed with four PID
elements. Again the code generated by 20-sim for the LMK-board is compiled and linked.
This resulted in a hex-file of 55.3 KB.
Unfortunately due lack of time the demonstrator could not be completed. For the
demonstrator to work correctly the following things still have to be done:
· I/O-card must be added to the LMK-board.
· Driver calls for the I/O have to be put in the LMK-board functions.
· The c-files have to be compiled and linked again.
· The jug with heater must be constructed and connected to the LMK-board
Because the physical demonstrator is not completed a comparison between the simulation and
the ‘real world’ model could not be made.
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6  Conclusions & Recommendation
6.1 Conclusions
At the end of the project an evaluation is done. The implementation of the different elements
of the target into simulation elements for 20-sim developed reasonably well. The tests show
that the elements work correctly. Furthermore the template seems to work correctly. With use
of the postprocessor large reduction to the size of the compiled template can be made. Of
course this is still depended on the size of the model.
At the end of the project the target was finished. A new startup module has been so that a
large memory model can be used. Furthermore the use of floating point numbers is now
supported. However to examine the correct working of the template, low level drivers for the
I/O have to be written. Then the driver call’s can be placed in the template file target.c. So at
this point nothing concrete can be said about the correct working of the template. However
results with other targets show that the template set up is good. Because the size of the linked
(adapted) template is smaller than the amount of available memory of the target and because
the target should be able to run c-code, the template will probably eventually work.
However some strong comments have to be made:
· First of all about the speed of the code running on the target. The microcontroller only
supports fixed point numbers and therefor floating point calculations have to be emulated
by use of a software library. It is said that a multiplication of two floats will take
approximately 1 ms. As can be seen the hole template works with doubles (4 bytes)
therefore the target will work, compared to other target with this template, rather slow.
Therefore only processes with large time constants can be chosen to control.
· Secondly as has been shown in section 5.4, the size of the linked template files increases
‘rapidly’ as the complexity of the controller increases. Because the total size of the linked
file has to be smaller than 60 KB, the user is limited in the complexity of his controller
design.
So a conclusion of this project is that it probably is possible to run 20-sim code on a 8051-
target but with some restrictions. This is however perhaps less desirable. Because of the high
demands of the 20-sim code, the 8051 microcontroller is not quite used for the purpose it was
designed. Thus the 20-sim code should be made suitable for small microntrollers (e.g. by
supporting integers) or a microcontroller that supports floating-point numbers should be
chosen to run 20-sim code.
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6.2 Recommendations
A part of this project was to test the c-code generation option of 20-sim. During this project
this is extendedly done. A conclusion is that the codegeneration works rather good.
Nevertheless the option can still be improved. Some suggestions were already done in the
report. The most important recommendations are repeated here:
· To implement the function of the postprocessor (how it is used now) in 20-sim itself.
Perhaps 20-sim can generate after code generation an extra file with all the functions that
are used in the model. Then this file can be used with the compiler to compile only the
necessary functions. As said before this would save a lot of space. See also section 4.4.1.
· Perhaps 20-sim could generate codes in several different languages. So that in the code-
generation dialog can be selected if the code generation must be done in C, C++, Java or
PASCAL for example. This would certainly increase flexibility and it seems not too
difficult to implement. See also section 3.6.1.
· Further it would be a great improvement, to make the use of a dll obsolete. It would be
convenient if in 20-sim the possibility existed to have a series of simulation code after
code generation automatically replaced by a function call (to hardware). See also section
2.4.
· Although probably more difficult to implement, it would be very useful if a user could
selected a part of a simulation model in 20-sim and then for this part only start the code
generation. In the current version only code can be generated of the complete model or of
a submodel.
· Because small targets have often very limited code-memory, it would be convenient if 20-
sim could give an estimation of the size of the (binary) code after code generation. Of
course this is compiler dependent so only a rough estimation would be possible. However
then the user can decide whether or not to simplify his design. See also section 3.4.
· Not all microcontrollers support calculations with floats. So running templates which uses
doubles will take a very long time because floats have to be simulated. To make use of
the speed of these targets 20-sim should have an option to chose between code generation
with doubles and code generation with floats. See also section 3.7.
· Finally a more general suggestion that it would be very useful to have an undo-option in
20-sim (e.g. like CTRL-Z).
Also some improvements could be made to the template designed so far.
· The code generated from a 20-sim model without any states should also run.
· Perhaps it would be interesting to use the real time Tiny 51 kernel of IAR-systems
(IARSystems, 1995).
· The simulation of the elements could be extended by timing aspect. This would make the
simulation more realistic.
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7 Appendices
7.1 Appendix A  Target description file
Option-keywords for the targets:
targetName=
the name that will appear in the ccode generation dialog in 20-sim
iconFile=
the name of a icon file (.ico) which contains an icon to appear in the 20-sim ccode
generation dialog.
description=
the string that will appear in the description field in the ccode generation dialog
submodelSelection=
values: TRUE (default)
  FALSE
Determines whether c-code is generated for the complete 20-sim model or that a
submodel selection is required
preCommand=
a Command which will be executed in the target directory before that the c-code will
be generated.
templateDirectory=
here the pathname where the template files for the c-code can be found can be
specified. The default name is the target name in the "ccode" directory of 20-sim. If
no full path is specified then as offset the ccode directory in 20-sim is taken. The
name may be in double-quotes, but this is not necessary.
templateFiles=
specifies a list of files, ';'-separated, which specify what files are generated in the
targetDirectory. A find/replace of keywords is done by 20-sim. Names may be in
double-quotes, but this is not necessary.
targetDirectory=
this holds the default target directory where the files will be generated. This will
appear in the 20-sim dialog box when c-code is generated and can be overruled.
Names may be in double-quotes, but this is not necessary.
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postCommand=
a Command which will be executed in the target directory after that the c-code has
been generated. For example a "mex" command for simulink. But also the name of a
batch-file(.bat) can be specified, so that a make command can be invoked.
newLineCharacter=
0 = CRLF (0x0d0a = DOS Standard)
1 = CR   (0x0d = Macintosh Standard)
2 = LF   (0x0a = Unix Standard)
; Possible targets for 20-sim C-Code Generation
;
[targets]
StandAloneC
CFunction
Simulink
; Generate Stand-Alone CCode for the complete 20-sim model
;
[StandAloneC]
targetName="Stand-Alone CCode"
iconFile="20sim.ico"
description="Use this target when testing the complete 20-sim model
as a single process."
SubmodelSelection=FALSE
templateDirectory="StandAloneC"
templateFiles=xxfuncs.c;xxfuncs.h;xxinteg.c;xxinteg.h;xxinverse.c
templateFiles=xxmain.c;xxmatrix.c;xxmatrix.h;xxmodel.c;xxmodel.h
templateFiles=xxoutput.c;xxoutput.h;xxtypes.h
targetDirectory="c:\temp\%MODEL_NAME%"
; Generate Code For a selected Submodel
;
[CFunction]
targetName="CCode for 20-sim submodel"
iconFile="20sim.ico"
description="This is the ccode as was generated for a submodel is in
20-sim version 3.1"
templateDirectory="CFunction"
templateFiles=xxfuncs.c;xxfuncs.h;xxinteg.c;xxinteg.h;xxinverse.c
templateFiles=xxmain.c;xxmatrix.c;xxmatrix.h;xxmodel.c;xxmodel.h
templateFiles=xxsubmod.c;xxsubmod.h;xxtypes.h
targetDirectory="c:\temp\%SUBMODEL_NAME%"
; Generate a Simulatink S-Function
;
50
[Simulink]
targetName="Simulink SFunction"
iconFile="Matlab.ico"
description="This Generates CCode for a submodel to be used in
Matlab/Simulink"
templateDirectory="Simulink"
templateFiles=%SUBMODEL_NAME%.c;xxinverse.c;xxmatrix.c;xxmatrix.h
templateFiles=xxmexfcs.c;xxmextps.h;xxtypes.h
targetDirectory=c:\temp\%SUBMODEL_NAME%
postCommand=mex %SUBMODEL_NAME%.c
; Generate code for a dynamic DLL-call to be used in 20-sim
;
[20simDLL]
targetName="20sim Dynamic Dll"
description="Generate code for a dynamic DLL-call to be used in 20-
sim"
templateDirectory="20simDLL"
templateFiles=xxfuncs.c;xxfuncs.h;xxinteg.c;xxinteg.h;xxinverse.c
templateFiles=xxmatrix.c;xxmatrix.h;xxmodel.c;xxmodel.h
templateFiles=xxsubmod.c;xxsubmod.h;xxtypes.h;StdAfx.cpp;StdAfx.h
templateFiles=%SUBMODEL_NAME%.cpp;%SUBMODEL_NAME%.mak;%SUBMODEL_NAME%
.dsp;%SUBMODEL_NAME%.em
targetDirectory="c:\temp\%SUBMODEL_NAME%"
; Controller in a box target
[CIAB]
targetName="Controller In A Box"
templateDirectory="CIAB"
templateFiles=calculate.c;initialize.c;inverse.c;model.c
templateFiles=funcs.c;integ.c;matrix.c;terminate.c
templateFiles=funcs.h;integ.h;matrix.h;model.h;types.h;%MODEL_NAME%.p
rj
SubmodelSelection=FALSE
targetDirectory=c:\windows\desktop\CIAB
newLineCharacter=2
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7.2 Appendix B  Available tokens
%number_constants%
%number_parameters%
%number_variables%
%number_states%
%number_depstates%
%number_algloops%
%number_constraints%
%number_imports%
%number_exports%
%number_inputs%
%number_outputs%
%number_matrices%
%number_unnamed%
An integer that gives the amount of variables etc. that appear in the model equations.
Typically used in memory allocation parts and loops. Example:
double p [%NUMBER_PARAMETERS% + 1];
%work_array_size%
An integer defining the amount of doubles needed for the work array. Ths work array is used
in certain matrix operations.
%constant_names%
%parameter_names%
%variable_names%
%state_names%
%rate_names%
%depstate_names%
%deprate_names%
%algloop_names%
%constraint_names%
%import_names%
%export_names%
%input_names%
%output_names%
%matrix_names%
The names of the variables etc. that appear in the model as a list of comma-separated static
strings. Typically used in user-interface routines to edit parameters or plot variables lateron.
Example:
char *pnames [] = { %PARAMETER_NAMES %  NULL};
%initialize_constants%
%initialize_parameters%
%initialize_matrices%
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%initialize_states%
%initialize_depstates%
%initialize_algloops%
%initialize_constraints%
%initialize_inputs%
%initialize_outputs%
Equations that set initial values of parameters etc. Typically used at the start of a routine to set
correct values. Example:
P[0] = 3.185; /* initialgain */
P[1] = -0.2; /* feedback */
s[0] = 120.8; /* x0 */
%initial_equations%
%static_equations%
%input_equations%
%dynamic_equations%
%output_equations%
%final_equations%
Equations that form the main calculation part of the model itself. This will be the bulk of the
generated code.
%input_to_variable_equations%
%variable_to_output_equations%
Equations for submodel calls that perform a mapping from an input and output vector
argument (u and y) to the internal variables, states etc.
%integration_method_name%
A string representing the name of the selected integration method, for now only Euler,
RungeKutta4 and Discrete are available.
%start_time%
%finish_time%
%time_step_size%
The values (in floating point notation) of the simulation parameters. Example
double t_start = %START_TIME%;
double t_end = %FINISH_TIME%;
%model_is_discrete%
Either TRUE or FALSE, depending if the model is discrete in time or continuous in time.
%file_name%
%model_file%
%model_name%
%submodel_name%
%experiment_name%
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Strings that represent the name of the current file, model, submodel and experiment. Typically
used in comments and in the target.ini file.
%generation_time%
%generation_date%
%generation_build%
%generation_dir%
%user_name%
%company_name%
%20sim_dir%
String that represent additional information on the code generation process, the user and 20-
sim itself. Typically used in comments and in the target.ini file.
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7.3 Appendix C Use of ES-COM
To upload a binary file to the target, a communicator command file has to be created. This file
has the extension .esc. An example file is given below:
[DataFile]
Extension=hex
[Target]
TargetName=Esp_Flash51
TargetType=ESPFLS51
[Communication]
Channel=Asi1
ChannelAddress=20
[Programming]
DataType=Code
Channel=Asi1
ChannelAddress=20
AddressPort=1
The section ‘DataFile’ defines the data file format. Parameters are ‘Extension’ and ‘Format’.
· ‘Extension’: default ‘Hex’; options are ‘Hex’ and ‘Bin’ (‘Bin’ not implemented yet).
· ‘Format’: default ‘Bytes’; options are ‘Bytes’. ‘WordsLe’ and ‘WordsBe’ (words formats
not implemented yet)
The section ‘Target’ defines the target system type. Parameter is ‘TargetType’.
· ‘TargetName’: user definable string used by ES-Com to describe the target with a
definable name.
· ‘TargetType’: target type ‘ESPFLS51’ is already implemented
The section ‘Communication’ defines a communictaion channel between the host system,
which runs ES-Com and the target system. Parameters are ‘Channel’ and ‘ChannelAddress’.
· ‘Channel’: default ‘Asi1’. At this moment only the default channel is implemented.
· ‘ChannelAddress’: default ‘10’. The address at which the target system communicates
with the host computer on which ES-Com runs.
The section ‘Programming’ defines a communication channel between the host system, which
runs ES-Com and the target systems programming function. Note that the programming- and
the communication- parameters can be the same when the embedded system is e.g. In System
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Programmable (ISP). Parameters in this section are ‘Channel’, ‘ChannelAddress’,
‘AddressPort’ and ‘DataType’.
· ‘Channel’: default ‘Asi1’. At this moment only the default channel is implemented.
· ‘ChannelAddress’: default ‘10’. The address at which the target system communicates
with the host computer on which ES-Com runs.
· ‘AddressPort’: default ‘1’. At this moment only the default port is implemented.
· ‘DataType’: default ‘Code’. Target systems Code or Data area may be programmed.
(Amerongen, 1992; Breedveld et al., 1994; LinearTechnology, 1994; Hersch, 1995;
IARSystems, 1995; IARSystems, 1995; IARSystems, 1995; PhilipsSemiconductors, 1995;
PhilipsSemiconductors, 1995; LinearTechnology, 1996; Steehouder et al., 1999;
AtmelCorporation, 2000; Amerongen and Vries, 2001; Groen and Weustink, 2001)
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